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1 
A Dual Active Bridge Converter with an Extended 
High-Efficiency Range by DC Blocking Capacitor 
Voltage Control 
Zian Qin, Member, IEEE, Yanfeng Shen, Student Member, IEEE, Poh Chiang Loh, 
Huai Wang, Senior Member, IEEE, Frede Blaabjerg, Fellow, IEEE 
 Abstract—A Dual Active Bridge (DAB) converter can 
achieve a wide high-efficiency range when its input and 
output voltages are equal, assuming a 1:1 turns ratio for 
its isolation transformer. If its input or output voltage is 
doubled, efficiency of the DAB will drop significantly, 
because of the introduction of hard switching and high 
circulating power. Thus, a new modulation scheme has 
been proposed, whose main idea is to introduce a voltage 
offset across the dc blocking capacitor connected in 
series with the transformer. Operational principle of the 
proposed modulation has been introduced, before 
analyzing its soft-switching area and circulating power 
mathematically. The final modulation scheme is not 
difficult to implement, but can help the DAB achieve soft 
switching, low circulating power, and thereby high 
efficiency, even with its input or output voltage doubled. 
These features have been verified by experimental 
results obtained with a 1.2 kW prototype.  
 Index Terms- dual active bridge converters, 
modulation, high efficiency, soft switching, circulating 
power 
I. INTRODUCTION
The Dual Active Bridge (DAB) converter was originally 
proposed in [1] for high efficiency and high power density 
applications. Lately, because of its advantages like 
bidirectional power flow and galvanic isolation at high 
frequency, DAB has become a promising interface for solid 
state transformers, Electric Vehicles (EVs), Medium 
Voltage Direct Current (MVDC) grids, and so on [2-5]. 
DAB can elementarily be of the Voltage-Fed (VF) [1-24] or 
Current-Fed (CF) [25-26] type shown in Fig. 1(a) and (b). 
The former is well known, comprising two full-bridges 
isolated by a transformer in series with an inductor. The 
topology is thus simple and symmetrical. In contrast, the 
latter is essentially a merger of a VF-DAB converter and an 
interleaved buck-boost converter with two common shared 
legs. In Fig. 1(b), the shared legs are formed by switches 
𝑄5
′~𝑄8
′ . The sharing permits a CF-DAB converter to have a 
wider voltage range with soft switching than the VF-DAB 
converter. The principle behind is to use the buck-boost 
converter of the CF-DAB converter to provide a flexible 
voltage ratio, while providing charging/discharging current 
with a smaller ripple to the battery, considered as an 
example load in Fig. 1(b). The smoother current is 
undeniably due to the presence of 𝐿𝐷𝐶1  and 𝐿𝐷𝐶2 , and is
certainly an advantage of the CF-DAB converter. 
Nevertheless, its drawbacks cannot be ignored. 
First, the CF-DAB converter has an asymmetrical 
structure, which will frequently lead to uneven distribution 
of current stresses within the common legs. Using notations 
indicated in Fig. 1(b), it means current stresses experienced 
by 𝑄6
′  and 𝑄8
′  will be higher than 𝑄5
′  and 𝑄7
′ . Soft-switching 
during charging and discharging will hence be respectively 
easier and harder to achieve for 𝑄6
′  and 𝑄8
′  than 𝑄5
′  and 𝑄7
′  
[25], [26]. Moreover, to achieve the same battery voltage, 
the low-voltage full bridge of the CF-DAB may need a dc 
bus voltage higher than that of VF-DAB. It can in fact be 
doubled, if voltage gain of the buck-boost converter in the 
CF-DAB is 0.5. Voltage stresses experienced by power 
devices and dc bus capacitors of the low-voltage full bridge 
are hence higher, resulting in higher power losses and costs. 
It is also true that the dc current ripple of VF-DAB to the 
battery in Fig. 1(a) is larger than that of CF-DAB, because 
of 𝐿𝐷𝐶1 and 𝐿𝐷𝐶2 in the latter in Fig. 1(b). But, if a smaller
current ripple is necessary for the VF-DAB, an inductor 𝐿𝐷𝐶
can be connected between 𝐶𝑙 and the battery, as also shown
in Fig. 1(a). The inductor 𝐿𝐷𝐶 can physically be smaller than
𝐿𝐷𝐶1  and 𝐿𝐷𝐶2 , because of the additional filtering effect
contributed by 𝐶𝑙. On the other hand, 𝐿𝐷𝐶1 and 𝐿𝐷𝐶2 receive
pulsating voltages with duty cycle around 0.5 [24-26] from a 
full bridge. VF-DAB converter is therefore still popular [1-
24], and has hence been chosen for investigation in this 
paper. Because of that prefix VF will be dropped from here 
on with DAB referring only to VF-DAB converter.  
As for its modulation, the conventional method is the 
Single Phase Shift (SPS) modulation, which is known to be 
simple and effective for controlling the amount and 
direction of power through the DAB [1]. It requires both full 
bridges to generate square waveforms with 50% duty ratio, 
and by regulating phase angle between them, power can be 
controlled. Nevertheless, challenges still exist in terms of 
maintaining soft switching, even when input or output 
voltage of the converter varies widely. Such variations 
typically occur when a DAB is interfaced to the battery of 
an Uninterruptible Power Supply (UPS), EV or static energy 
storage plant. It is hence important to preserve soft 
switching over a wide voltage range for the DAB, in order 
to keep power losses of the DAB low, especially with a high 
switching frequency. Moreover, hard switching may induce 
a high 𝑑𝑖 𝑑𝑡⁄ , which may cause high voltage spikes to 
appear across parasitic inductances. In turn, the voltage  
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Fig. 1. Illustrations of (a) voltage-fed and (b) current-fed dual active bridge 
converters. 
spikes may damage power semiconductors. It is therefore 
necessary to develop methods for DAB modulation that can 
guarantee soft switching over a wide voltage range. 
One method is to vary the switching frequency, while the 
DAB is still modulated using SPS. No doubt, simplicity of 
SPS has been retained [6], but a variable switching 
frequency will increase complexities associated with EMI 
filter design and other implementation issues. Under light 
load conditions, switching frequency of the DAB may also 
become extremely high, in order to guarantee soft switching. 
Consequently, most modulation strategies in the literature 
have retained a fixed switching frequency [7-24], while 
exploring other means for widening the soft-switching range 
and reducing circulating power in the DAB, in order to 
increase its efficiency. One technique extended from SPS is 
to lower the duty ratio of one full bridge to below 0.5. The 
resulting scheme is referred to as Extended Phase Shift (EPS) 
modulation [7-13], which as proven, can help the DAB 
achieve lower current stresses and an improved overall 
efficiency. But, with only one full bridge having a variable 
duty ratio, the DAB controlled by EPS exhibits 
asymmetrical performances during charging and discharging. 
To retain symmetry with the same duty ratios set for both 
full bridges, Dual Phase Shift (DPS) modulation has been 
proposed [14], [15]. Compared with EPS, no extra 
complexity has been introduced by DPS, despite its 
improved performances, which can still be optimized by 
adding a third control parameter to form the Triple Phase 
Shift (TPS) modulation [16-22]. Control parameters of TPS 
are thus the two independent duty ratios of the two full 
bridges, and the phase angle between them. These three 
parameters must be regulated according to the load, input 
and output voltages of the DAB, in order to optimize the 
soft-switching range, reduce current stresses, and thereby 
increase efficiency of the converter. Their design procedure 
requires the soft-switching boundaries and circulating power 
of the DAB to be mapped first. For that, either the current-
based [12], [13], [20] or energy-based [7], [9], [11] soft-
switching analytical technique can be applied, even though 
the latter is considered more accurate [22]. Besides, non-
linearity of capacitance has been considered in that 
technique to further improve accuracy of the soft-switching 
mapping [22]. 
During operation, the optimal set of three parameter values 
can then be obtained from the map, according to the 
prevailing load, input and output voltages of the DAB. The 
map can be realized by a numerical look-up table [21] or an  
analytical calculation procedure [20], [22]. The former is 
simple, but a large memory is usually needed for data 
storage. The latter does not require a memory, but it may be 
computationally intensive. Nevertheless, implementations of 
both techniques, and in general, most advanced modulation 
schemes, are significantly tougher than SPS, because of 
more control parameters to tune. In contrast, SPS only needs 
a PI or other regulator for generating an appropriate phase 
angle from the output voltage, current or power error, 
depending on the applications. However, SPS can only 
ensure load-independent soft switching when the DAB 
output voltage is the same as its input voltage, if a 1:1 
isolation transformer is assumed. Otherwise, the desired 
soft-switching area will shrink significantly. 
To avoid the degradation, an improved SPS scheme has 
been proposed in a conference version of this paper [23]. 
The idea is to introduce a voltage offset across the dc 
blocking capacitor, placed in series with the isolation 
transformer, when the output voltage of the DAB is twice its 
input voltage. Then, by regulating only the phase angle 
between the two full bridges, a wide soft-switching range 
can be obtained without complicating its implementation. 
Operational principles of the new modulation scheme have 
been presented in [23], where soft switching and circulating 
power during charging have been analyzed briefly. In this 
paper, more scenarios have been considered with more 
analyses related to soft switching and circulating power 
provided during charging, as well as discharging. More test 
results have also been obtained for verification. To better 
organize the expanded content, Section II of the paper 
begins by introducing operational principles of the proposed 
modulation. Soft-switching area mapping is then 
demonstrated in Section III, before analyzing circulating 
power in Section IV. Selection of the dc blocking capacitor 
is discussion in Section V. A comparison of the different 
modulation schemes is summarized in Section VI. Finally, 
yet importantly, experimental results obtained from a 1.2 
kW prototype are described in Section VII. The paper is 
concluded in Section VIII. 
   II. OPERATIONAL PRINCIPLES 
 A DAB converter consists of two full bridges assembled 
with switches 𝑄1~𝑄8, an isolation transformer T with turns 
ratio of n : 1, an inductor 𝐿𝑠, two dc blocking capacitors 𝐶𝑏𝑝 
and 𝐶𝑏𝑠, and two dc bus capacitors 𝐶ℎ and 𝐶𝑙, shown in Fig. 
1(a). Besides, 𝑣𝑝 and 𝑣𝑠 are input and output voltages of the 
transformer, 𝑖𝑝 and 𝑖𝑠 are primary and secondary currents of 
the transformer, and 𝑣𝐴𝐵  and 𝑣𝐶𝐷  are pulsed voltages at the 
alternating terminals of the two full bridges. Among the 
components, 𝐶𝑏𝑝  and 𝐶𝑏𝑠  may not be necessary, if an 
alternative method is included for preventing magnetic 
saturation of the transformer. Although saturation issues in 
the DAB has rarely been studied in the literature, there are 
still a few existing solutions like peak current control [29] 
and ‘magnetic ear’ [30], [31]. Peak current sampling may 
however be easily distorted by noises, especially at a high 
switching frequency. As for magnetic ear, it requires an 
auxiliary core and an extra circuit [30], [31], which have 
somehow made it complex. It is therefore easier to include 
dc blocking capacitors 𝐶𝑏𝑝 and 𝐶𝑏𝑠, as illustrated in Fig. 1(a). 
To control it, conventional SPS scheme for the DAB 

















































Fig. 2. Gate signals, voltages and currents of DAB controlled by (a) 
conventional SPS and (b) proposed modulation. 
modulated to generate two ac square voltages 𝑣𝐴𝐵  and 𝑣𝐶𝐷  
with 50% duty ratio each. Since dc offsets of these square 
voltages are ideally zero, corresponding dc voltage drops 
across 𝐶𝑏𝑝  and 𝐶𝑏𝑠  are also zero. Phase angle between the 
square voltages can then be regulated for controlling power 
delivered by the converter. Conventional SPS is thus easy to 
realize with high efficiency obtained whenever output 
voltage 𝑉𝑙 is close to 1 pu, if reflected input voltage 𝑉ℎ/𝑛 is 
also normalized to 1 pu. On the other hand, if 𝑉𝑙 is increased 
to 2 pu, hard switching occurs, causing efficiency to drop 
and voltage stress to rise. Evidences demonstrating these 
effects can be found in Section III and V. To rectify, a new 
modulation method for addressing 𝑉𝑙  close to 2 pu is 
proposed and illustrated in Fig. 2(b), where gate signals of 
the new scheme are noticed to be nearly similar to those of 
conventional SPS. The new scheme however keeps 𝑄7 
always off and 𝑄8  always on, instead of pulse-width 
modulating them. Terminal D in Fig. 1(a) is thus clamped to 
the lower dc rail of the output full bridge. Spontaneously, 
𝑣𝐶𝐷  changes from a pure ac voltage to one with a dc 
component, as seen in Fig. 2(b). Since duty ratio of 𝑣𝐶𝐷  is 
still 50%, the dc component in 𝑣𝐶𝐷  is simply 𝑉𝑙/2. 
 This dc component will drop across blocking capacitor 
𝐶𝑏𝑠, implying secondary transformer voltage 𝑣𝑠 is still an ac 
voltage with 50% duty ratio and no dc offset. Its amplitude 
has however become 𝑉𝑙/2 . Relying on the same SPS 
principle, power delivered by the converter can then be 
controlled by regulating phase angle between 𝑣𝐴𝐵  and 𝑣𝑠, or 
𝑣𝐴𝐵  and 𝑣𝐶𝐷 , since 𝑣𝑠  and 𝑣𝐶𝐷  have the same phase. No 
extra complexity has hence been introduced by the proposed 
method. Moreover, because 𝑣𝑠  has become 𝑉𝑙 2⁄  or 1 pu 
whenever 𝑉𝑙 is at 2 pu, performance of the proposed method 
is comparable to that of conventional SPS when 𝑉𝑙 is close 
to 1 pu. The same method and dc component can also be 
introduced across dc blocking capacitor 𝐶𝑏𝑝 at the input side 
whenever the reflected input voltage 𝑉ℎ/𝑛 is much higher 
than the output voltage 𝑉𝑙. The purpose is to again widen the 
soft-switching range to improve efficiency. Since the 
concept remains mostly unchanged, especially when applied 
to the symmetrical DAB topology, related analyses in the 
next section onwards will only be presented once for the 
example of 𝑉𝑙 ≈
𝑉ℎ
𝑛
= 1 pu. 
III. SOFT-SWITCHING BOUNDARIES 
A) Charging Mode 
Before efficiency of the DAB can be evaluated, its soft-
switching range must be determined. For that, 𝐼1  and 𝐼2  in 
Fig. 3 must be calculated, since they are among the main 
factors affecting ZVS of the converter. Three scenarios 
covering all possibilities caused by different polarities of 𝐼1 
and 𝐼2  are thus included for evaluation in Fig. 3. For 
comparison, the evaluation has also been performed for 
conventional SPS with zero dc blocking voltage or 𝑉𝐶𝑏𝑠 = 0 
and proposed method with 𝑉𝐶𝑏𝑠 = 𝑉𝑙 2⁄ . Details derived are 
presented as follows. 
-Applying conventional SPS with zero dc component or 














= −𝐼1   

















                                                      (2) 
By solving simple trigonometry common to Fig. 3(a) to (c), 
two common equations for representing them are obtained 
in (1), which upon rearranged, give (2). Equivalent circuits 
for representing the input and output full bridges during turn 
on transient are also shown in Fig. 4(a) and (c), where 
𝐶𝑜𝑠𝑠,𝑄𝑥  (𝑥 = 1~6) is the internal capacitor in parallel with 
each power switch 𝑄𝑥. Moreover, because of symmetry of 
the topology, only events associated with 𝑄2 of the input full 
bridge and 𝑄5 of the output full bridge will be considered. 
Beginning with 𝑄2, dynamic equations relating its capacitor 











= 𝑣𝐶𝑜𝑠𝑠,𝑄2(𝑡) − [𝑉ℎ − 𝑣𝐶𝑜𝑠𝑠,𝑄3(𝑡)] − 𝑛𝑉𝑙













         (3) 
Its capacitor voltage can then be derived as (4) with 𝜔1 










                                                                                             












































































































































Fig. 3. Gate signals, voltages and currents of DAB when charged with (a) 𝐼1 ≥ 0, 𝐼2 ≥ 0, (b) 𝐼1 ≥ 0, 𝐼2 < 0, and (c) 𝐼1 < 0, 𝐼2 ≥ 0. 
 
 
Fig. 4. Equivalent circuits of (a) input full bridge at 𝑡 = 𝑡2 with 𝑉𝐶𝑏𝑠 = 0, (b) input full bridge at 𝑡 = 𝑡2 with 𝑉𝐶𝑏𝑠 =
𝑉𝑙
2
, and (c) output full bridge at 𝑡 = 𝑡1 
with 𝑉𝐶𝑏𝑠 = 0 or 
𝑉𝑙
2





                                                                  (5) 
By reorganizing (4), (6) is obtained with the definition of 
𝜃1  given in (7). From (6) and noting that Zero Voltage 
Switching (ZVS) of 𝑄2 will only happen when its capacitor 
voltage reaches zero by resonance, ZVS boundary condition 
of the input full bridge can subsequently be deduced as (8). 
Substituting (5) to (8) then leads to (9). Next, deadtime must 
be considered, and should properly be controlled so that the 
turn on of switch happens when its capacitor voltage falls to 
the minimum, in order to produce minimum turn on loss. 
Based on this criterion and according to (6), a guideline for 
setting deadtime of the input full bridge modulated with SPS 
in the charging mode can be derived as (10). Substituting (5) 
















cos(𝜔1𝑡 − 𝜃1) +
𝑉ℎ+𝑛𝑉𝑙
2
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                                                         (9) 
𝑇𝑑𝑒𝑎𝑑,ℎ,𝑐 = {
𝜃1 𝜔1⁄ ,            (𝑉ℎ < 𝑛𝑉𝑙)
(𝜋 − 𝜃1) 𝜔1⁄ , (𝑉ℎ ≥ 𝑛𝑉𝑙)












],     
                                                                          (𝑉ℎ < 𝑛𝑉𝑙)
   







                                                                       (𝑉ℎ ≥ 𝑛𝑉𝑙)
,
                                                 
                                                                                        (11)                                                                                
As for the output full bridge, its ZVS analysis is easier, 
because after 𝑡 = 𝑡1, 𝑖𝑠 has a relatively small 𝑑𝑖 𝑑𝑡⁄ , and can 
hence be assumed constant at 𝐼1 over a short duration. The 
turn on transient of 𝑄5 can hence be viewed as the discharge 
of its capacitor 𝐶𝑜𝑠𝑠,𝑄5  by a constant current 
𝐼1
2
, rather than 
resonance between 𝐿𝑠  and 𝐶𝑜𝑠𝑠,𝑄5 . To discharge voltage of 
𝐶𝑜𝑠𝑠,𝑄5 from 𝑉𝑙 to 0 then requires (12) to be met, from which 
ZVS boundary condition of the output full bridge can be 
derived as (13). It should however be noted that to find the 
smallest 𝐼1  using (13), deadtime of the output full bridge 
must be independently set, which for this work, it is set as 
𝑇𝑑𝑒𝑎𝑑,𝑙,𝑐 = 200 ns during charging. 
𝐼1
2




                                                                  (13) 
-Applying proposed modulation with non-zero dc 






























































































































With the proposed modulation scheme, the three scenarios 
shown in Fig. 3 for the conventional SPS scheme are still 
applicable, but 𝑉𝐶𝑏𝑠  has now changed from 0 to 
𝑉𝑙
2
, and 𝑉𝑠 
has become 𝑉𝑙 2⁄ . The equations in (1) then become those in 
















= −𝐼1   




















                                                    (15) 
In addition, equivalent circuit of the input full bridge 
during the turn on transient has changed from Fig. 4(a) to (b) 
due to the extra dc voltage drop across 𝐶𝑏𝑠 introduced by the 
modulation scheme. The voltage drop will however not 
affect equivalent circuit of the output full bridge, which is 
thus the same as in Fig. 4(c). Returning to Fig. 4(b), 
dynamic equations for representing the input full bridge can 































From (16), capacitor voltage across 𝑄2  can further be 










                                                                                   




                                                                   (18) 
With (17) reorganized, (19) is obtained with 𝜃2 defined in 
(20). ZVS boundary condition of the input full bridge can 
then be obtained by demanding 𝑣𝐶𝑜𝑠𝑠,𝑄2  in (19) to become 
zero. The resulting condition is given in (21), from which 
(22) can be derived. By next applying the same principle as 
discussed earlier for SPS, an equation for properly 
determining deadtime for the input full bridge with the 
proposed scheme in charging mode can be obtained as (23). 
Substituting (18) and (20) into (23) eventually yields (24) 
for computing deadtime that will ensure ZVS for the input 
full bridge. As for the output full bridge, its ZVS boundary 
condition remains the same as (13), since the same 
equivalent circuit in Fig. 4(c) for the output full bridge can 





























                                                                                (2𝑉ℎ ≥ 𝑛𝑉𝑙)
        
                                       
                                                                                           (19) 
























                                                        (22) 
𝑇𝑑𝑒𝑎𝑑,ℎ,𝑐
′ = {
𝜃2 𝜔2⁄ ,            (2𝑉ℎ < 𝑛𝑉𝑙)
(𝜋 − 𝜃2) 𝜔2⁄ , (2𝑉ℎ ≥ 𝑛𝑉𝑙)











],             (2𝑉ℎ < 𝑛𝑉𝑙)






]} , (2𝑉ℎ ≥ 𝑛𝑉𝑙)
                                           
                                                                                         (24)          
Now, from (2), (15), (25), (9), (13) and (22), maps for 
showing soft-switching and hard-switching regions of the 
DAB during charging with different loads, output voltage 
levels and modulation schemes are obtained, as provided in 
Fig. 5. Parameter values used for plotting the maps are also 
listed in TABLE II, where the load used for normalization is 
the maximum load obtained when 𝜙 =
𝜋
2
 and 𝑉𝑙 = 1 𝑝𝑢  in 
(25). Particularly, the map in Fig. 5(a) has shown that DAB 
with SPS has kept a wide soft-switching range at 𝑉𝑙 close to 
1 pu, but as 𝑉𝑙  deviates from unity, this range narrows 
significantly. A similar pattern applies to the proposed 
modulation scheme in Fig. 5(b), except the widest soft-
switching range has moved from 𝑉𝑙 = 1 𝑝𝑢 to 2 𝑝𝑢. Thus, if 
SPS is used around 𝑉𝑙 = 1 𝑝𝑢 and the proposed modulation 
is activated around 𝑉𝑙 = 2 𝑝𝑢 to form a hybrid modulation 
scheme, two wide soft-switching ranges can be obtained at 




𝜙(𝜋 − 𝜙), (𝑉𝐶𝑏𝑠 = 0) 
𝑛𝑉ℎ𝑉𝑙
4𝜋2𝑓𝑠𝐿𝑠




                               (25)  
B)Discharging Mode 
Similarly, during discharging, there are three scenarios 
determined by the polarities of 𝐼1 and 𝐼2, as shown in Fig. 6, 
where 𝐼2 and 𝐼1 are still aligned with the turn off of 𝑄1 at 𝑡2 
and 𝑄6 at 𝑡1, respectively. Evaluation of their soft-switching 
ranges can hence also be performed for SPS and the 
proposed modulation, as presented below.  
-Applying conventional SPS with no dc voltage component 
or 𝑉𝐶𝑏𝑠 = 0 
𝐼2
2𝑛




                                                               (27) 
By solving common trigonometry found in Fig. 6(a) to (c), 
expressions for 𝐼1 and 𝐼2 during discharging can be obtained, 
but are not provided here, since they are similar to those in 
(2) derived earlier for the charging mode. Equivalent circuits 
of the converter during discharging are however different 
from those during charging, and are hence provided in Fig. 7. 
Particularly, in Fig. 7(a), discharging current flowing 
through 𝐶𝑜𝑠𝑠,𝑄2  at the input full bridge has been assumed 
constant, since 𝑖𝑠  has a relatively small 𝑑𝑖 𝑑𝑡⁄ . ZVS 
boundary condition of the input full bridge can thus be 




   
 
Fig. 5. Maps obtained with (a) conventional SPS, (b) proposed modulation, and (c) hybrid modulation for showing soft-switching and hard-switching 
regions of DAB during charging at different loads and output dc voltages. 
 
Fig. 6. Gate signals, voltages and currents of DAB during discharging with (a) 𝐼1 ≥ 0, 𝐼2 ≥ 0, (b) 𝐼1 ≥ 0, 𝐼2 < 0, and (c) 𝐼1 < 0, 𝐼2 ≥ 0. 
 




, during ZVS discharging. 
𝑇𝑑𝑒𝑎𝑑,ℎ,𝑑  has been set to 200 ns. On the other hand, 
equivalent circuit of the output full bridge is provided in Fig. 
7(b), from which dynamic equations for relating capacitor 
𝐶𝑜𝑠𝑠,𝑄5  and series inductor 
𝐿𝑠
𝑛2
 are derived as (28). Voltage 
across 𝐶𝑜𝑠𝑠,𝑄5 is then determined as (29), where 𝜔3 in it is 















− [𝑉𝑙 − 𝑣𝐶𝑜𝑠𝑠,𝑄5(𝑡)]























                                                                




                                                                 (30) 
To again ensure voltage of 𝐶𝑜𝑠𝑠,𝑄5 does reach zero, (33) is 
derived, which upon reorganized, gives (34). Equation (34) 
is thus the boundary condition of the output full bridge, 
which upon fulfilled, guarantees ZVS of 𝑄5 when driven by 
SPS during discharging. With deadtime considered, its 
duration for the output full bridge is obtained as (35) based 
on the same explanation discussed earlier for the charging 























cos(𝜔3𝑡 + 𝜃3) +
𝑛𝑉𝑙 + 𝑉ℎ
2𝑛
















                                                                      (𝑉ℎ ≥ 𝑛𝑉𝑙)
 
                                                                                           (31) 
hard switching area of Q1~Q4 hard switching area of Q5~Q8
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                                                           (34) 
𝑇𝑑𝑒𝑎𝑑,𝑙,𝑑 = {
(𝜋 − 𝜃3) 𝜔3⁄ ,    (𝑉ℎ < 𝑛𝑉𝑙)
𝜃3 𝜔3⁄ ,                (𝑉ℎ ≥ 𝑛𝑉𝑙)






















],              (𝑉ℎ ≥ 𝑛𝑉𝑙)
                                                   
                                                                                          (36)          
- Applying proposed modulation with nonzero dc voltage 




After changing to the proposed modulation, (14) can again 
be obtained by solving trigonometry found in Fig. 6(a) to (c), 
from which similar expressions for 𝐼1 and 𝐼2 as in (15) can 
be derived. Equivalent circuit for the output full bridge 
during ZVS has however changed from Fig. 7(b) to (c), 
since 𝑉𝐶𝑏𝑠 has changed from 0 to 
𝑉𝑙
2
. Dynamic equations for 
relating capacitor 𝐶𝑜𝑠𝑠,𝑄5 and series inductor 
𝐿𝑠
𝑛2
 in Fig. 7(c) 
can hence be derived as (37), from which voltage across 
𝐶𝑜𝑠𝑠,𝑄5  can be obtained as (38) with 𝜔4  defined as (39). 
Voltage across 𝐶𝑜𝑠𝑠,𝑄5 in (38) can further be reorganized as 
(40) with 𝜃4  defined as (41). Appropriate boundary 
condition is then acquired as (42), before simplifying to (43). 
According to (40), deadtime of the discharging output full 
bridge using the proposed modulation scheme can also be 
expressed as (44), which upon substituted with expressions 





























𝑖𝑠(𝑡)                           
𝑖𝑠(0) = 𝐼1
𝑣𝐶𝑜𝑠𝑠,𝑄5(0) = 𝑉𝑙
                                                   










                                                                               






























                                                                       (2𝑉ℎ < 𝑛𝑉𝑙)















                                                                    (2𝑉ℎ ≥ 𝑛𝑉𝑙)
 



































                                                           (43) 
𝑇𝑑𝑒𝑎𝑑,𝑙,𝑑
′ = {
(𝜋 − 𝜃4) 𝜔4⁄ ,    (2𝑉ℎ < 𝑛𝑉𝑙)
𝜃4 𝜔4⁄ ,                (2𝑉ℎ ≥ 𝑛𝑉𝑙)























],              (2𝑉ℎ ≥ 𝑛𝑉𝑙)
                                            
                                                                                           (45)     
From (2), (15), (25), (27), (34), and (43), maps in Fig. 8 
can then be obtained for projecting soft-switching and hard-
switching regions of the DAB when it discharges with 
different load and output dc voltage conditions. Specifically, 
the first two maps in Fig. 8(a) and (b) show that 
conventional SPS achieves the widest soft-switching range 
when 𝑉𝑙 is close to 1 pu, while the proposed modulation has 
its widest soft-switching range moved close to 𝑉𝑙 = 2 𝑝𝑢 . 
Therefore, if modulation is switched from conventional SPS 
to the proposed scheme as 𝑉𝑙  increases from 1 𝑝𝑢 to 2 𝑝𝑢 , 
the converter will favorably have two widest soft-switching 
ranges located at close to 𝑉𝑙 = 1 𝑝𝑢 and 2 𝑝𝑢. 
IV．CIRCULATING POWER 
It should be emphasized that identification of soft-
switching boundaries above is mainly related to switching 
losses of devices like MOSFETs used for this work. Another 
critical factor affecting efficiency of a DAB is its circulating 
power, known to raise conduction losses of the MOSFETs 
and passive components. Circulating power of the converter 
is therefore determined for SPS and the proposed 
modulation. More specifically, it is determined by 
calculating discharging power when the DAB is charged as 
in Fig. 3, and charging power when the DAB is discharged 
as in Fig. 6. The observation noted is charging and 
discharging of the DAB have no influence on the circulating 
power. The factor that affects it is the voltage offset 𝑉𝐶𝑏𝑠. 
More details are provided as follows for each of the studied 
schemes. 
- Applying conventional SPS with no dc voltage 
component or 𝑉𝐶𝑏𝑠 = 0 
In this case, amplitudes of 𝑣𝐴𝐵  and 𝑣𝑠  are 𝑉ℎ  and 𝑉𝑙 , 
respectively, and by multiplying 𝑣𝑠  and 𝑖𝑠  during 
discharging in Fig. 3(a) to (c) or charging in Fig. 6(a) to (c), 
(46) to (48) can be obtained. Further simplification and 
consolidation lead to the more compact expression in (49) 
for circulating power.  












                                                             (46) 
























Fig. 8. Maps obtained with (a) conventional SPS, (b) proposed modulation, and (c) hybrid modulation for showing soft-switching and hard-switching 
regions of DAB during discharging at different loads and output voltages. 
 
Fig. 9. Circulating powers of DAB with (a) conventional SPS, (b) proposed modulation, and (c) hybrid modulation at different loads and output dc voltages. 
 































,                       (𝐼1 < 0  and  𝐼2 ≥ 0)
        (49) 
- Applying proposed modulation with nonzero dc voltage 




A change to the proposed modulation will still keep 




Equations (46) to (48) will then change to (50) to (52), 
which upon consolidated, lead to the compact circulating 
power expression in (53). Additionally, it should be 
mentioned that active power of the DAB can still be 
computed using (25), even if operation changes from 
charging to discharging. 
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,                     (𝐼1 < 0  𝑎𝑛𝑑  𝐼2 ≥ 0)
        (53) 
Then, according to (2), (15), (25), (49), and (53), 
circulating power of the DAB can be expressed as a function 
of load and output voltage. The function can be used for 
plotting maps for different modulation schemes, as provided 
in Fig. 9. Particularly, in Fig. 9(a), a wide range with low 
Q/P is achieved by the conventional SPS scheme close to 
𝑉𝑙 = 1 𝑝𝑢 , while in Fig. 9(b), the desired wide range has 
been shifted to 𝑉𝑙  = 2  𝑝𝑢  after activating the proposed 
scheme. Therefore, with a hybrid combination of both 
strategies, Fig. 9(c) expectedly confirms that wide ranges 
with low Q/P can be achieved near both 𝑉𝑙 = 1 𝑝𝑢 and 2 𝑝𝑢. 
Finally, for ease of comparison, soft-switching, active 
power and circulating power expressions of the DAB under 
different operating conditions are summarized in TABLE I. 
Collectively, they show that charging and discharging have 
no impact on the calculation of 𝐼1 , 𝐼2 , active power and 
circulating power, but they do affect the soft-switching 
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Note: ‘0.05’,‘0.1’,‘0.2’means the ratio Q/P




TABLE I. SOFT-SWITCHING CONDITIONS AND CIRCULATING POWER EXPRESSIONS OF DAB 
WITH DIFFERENT MODULATION METHODS AND OPERATIONAL MODES. 
 
Soft switching condition 
Active power Circulating power 




















                                                   
𝑛𝑉ℎ𝑉𝑙
2𝜋2𝑓𝑠𝐿𝑠


















,                    (𝐼1 < 0 𝑎𝑛𝑑 𝐼2 ≥ 0)
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,                    (𝐼1 < 0 𝑎𝑛𝑑 𝐼2 ≥ 0)
   
 
V. SELECTION OF DC BLOCKING CAPACITORS 
                      
(a) 
        
Fig. 10. Illustrations of (a) transformer equivalent circuit and (b) its B-H 
curves for demonstrating voltage stability of dc blocking capacitor. 
DC blocking capacitor 𝐶𝑏𝑠 , redrawn in Fig. 10(a), is for 
blocking dc voltage component of the output full bridge 
from appearing across the transformer. According to 
notations marked in Fig. 10(a), dc voltage across 𝐶𝑏𝑠  will 
then be 𝑉𝑙/2 , if the proposed modulation is applied. To 
show that this dc capacitor voltage will automatically be 
sustained, the simple transformer representation shown in 
Fig. 10(a) will be considered, where 𝐿𝑚 and 𝑖𝑚 represent its 
magnetizing inductance and current, respectively. 
Corresponding magnetic B-H curve of the transformer is 
also shown in Fig. 10(b), where it should ideally be centered 
at the origin with no dc component introduced. Looping 
around the origin is then caused by 𝑣𝑎𝑐 , which according to 
Fig. 10(a), is the ac component of 𝑣𝐶𝐷 . In case a disturbance 
now causes voltage of 𝐶𝑏𝑠 to become 𝑉𝐶𝑏𝑠 > 𝑉𝑙/2, winding 
voltage 𝑣𝑠  of the transformer will undesirably have a 
negative dc component, whose effects are to shift the B-H 
curve in Fig. 10(b) to the third quadrant, and introduce a 
negative dc component to the magnetizing current 𝑖𝑚 . 
According to Fig. 10(a), the negative dc current then 
discharges 𝐶𝑏𝑠 , causing its voltage 𝑉𝐶𝑏𝑠  to return to 𝑉𝑙/2 . 
The same reasoning can be applied to an initial 𝑉𝐶𝑏𝑠 < 𝑉𝑙/2, 
which in that case, will cause 𝐶𝑏𝑠 to charge toward 𝑉𝐶𝑏𝑠 =
𝑉𝑙/2 . It is hence appropriate to conclude that 𝑉𝐶𝑏𝑠  will 
eventually stabilize at 𝑉𝑙/2, regardless of its initial condition.  
Another concern of the dc blocking capacitor Cbs is its 
voltage ripple caused by charging and discharging within a 
period. This voltage ripple, if too large, can affect proper 
operation of the DAB. It is thus analyzed by first solving 
trigonometry found in Fig. 3 and Fig. 6, from which 
maximum voltage ripple of Cbs is evaluated as:  
if 𝐼1 ≥ 0 && 𝐼2 ≥ 0, 
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if 𝐼1 ≥ 0 && 𝐼2 < 0, 




























                                                              
                                                                                           (55) 
if 𝐼1 < 0 && 𝐼2 ≥ 0, 




























                                                             
                                                                                           (56) 
By simplifying (54) to (56), a more compact form of the 




















, (𝐼1 < 0  and  𝐼2 ≥ 0)
   (57) 
Pictorially, voltage ripple of Cbs can also be illustrated in 
Fig. 11, where Fig. 11(a) shows it increasing with load and 
Vl. Despite that, its amplitude has been kept under 0.02 pu 






















TABLE II. PERFORMANCE COMPARISON OF VARIOUS MODULATION SCHEMES FOR DAB CONVERTERS. 




Max power 1 pu 1 pu 1 pu 1 pu 0.5 pu 0.5 pu 
Voltage range with high efficiency 
Narrow 
(around 1 pu) 
Medium Medium Wide 
Narrow 
(around 2 pu) 
Medium 
(around 2 pu) 
Independent control freedom degree 1 2 2 3 1 2 
Control complexity Low Medium Medium High Low Medium 
Nonlinearity Low Medium Medium High Low Medium 
  
 













Note: ‘0.005’,‘0.01’,‘0.02’,‘0.05’means the normalized voltage ripple of Cbs



































































      (b) 
 
Fig. 11. Voltage ripple across Cbs as (a) function of load and Vl  when Cbs = 
22 F, and (b) function of load and capacitance when Vl  = 1 pu in case of 
SPS or Vl  = 2 pu in case of proposed scheme. 
used as Cbs. No doubt, changing the capacitance will 
influence the voltage ripple. Some typical variations for 
demonstrating it are included in Fig. 11(b), where Vl =1 pu 
in case of SPS and 2 pu in case of the proposed PWM. Other 
than voltage ripple, current stress experienced by the 
capacitor may also be critical, since it may cause damages 
due to overheating. Connecting capacitors in parallel to 
share the current stress is thus relatively common. The same 
considerations may also be applied to Cbp on the other side 
of the transformer, as shown in Fig. 1(a). Its blocked dc 
voltage will then be 𝑉ℎ/2, instead of 𝑉𝑙/2.   
VI. COMPARISON WITH OTHER MODULATION 
SCHEMES 
As explained, by inserting a voltage offset across the dc 
blocking capacitor Cbs, the DAB converter in Fig. 1(a) can 
achieve improved performance when its dc output voltage is 
around 2 pu. This method should preferably be used in 
situation, where the pulsating voltage generated by the 
output full bridge contains both a non-zero dc component 
and a symmetrical ac component. Any asymmetrical ac 
voltage will significantly complicate the converter operation. 
Thus, for a two-level full bridge, the symmetrical ac 
component can only be a square waveform with 50 % duty 
cycle, if a non-zero dc component must be produced too. An 
example waveform labeled as 𝑣𝑠 is provided in Fig. 2(b). On 
the other hand, voltage waveform generated by the input full 
bridge can be more flexible with duty cycle of either 50 % 
symmetrical or less than 50 % asymmetrical. The former 
corresponds to the technique proposed, which for easier 
identification among other techniques compared in this 
section, is referred to as Quasi-SPS. The latter is then named 
as Quasi-EPS, where EPS means Extended Phase Shift 
modulation discus ed in [7-13] and mentioned in Section I. 
Other acronyms of techniques, such as DPS and TPS, have 
also been mentioned in Section I. 
Performance expectations of the six techniques, notated as 
SPS, EPS, DPS, TPS, Quasi-SPS and Quasi-EPS, have then 
been summarized in Table II, where the first four techniques 
have clearly been mentioned as able to improve efficiency 
of the DAB. However, their implementation complexities 
may be burdensome, as compared to SPS. More specifically, 
there are two parameters of EPS or DPS, and three 
parameters of TPS that need tuning for controlling the 
delivered power. Impacts of these parameters on efficiency 
are also coupled, making it tough to locate their optimal 
values that will maximize efficiency. Although analytical 
methods have since been proposed for finding the optimal 
operating point, they usually rely on offline look-up tables 
to avoid excessive computational burdens [22]. Such offline 
tables will usually compromise dynamics of the DAB, 
which may be why no simulation and experimental results 
have been included in the literature for dynamic verification. 
Other methods suggested are to fix one parameter of EPS or 
DPS, or two parameters of TPS, leaving only one degree of 
freedom for tuning. No doubt, tuning has become much 
easier, but optimal efficiency cannot always be guaranteed. 
Attractiveness of these techniques are therefore not always 
justified, especially if they introduce strong nonlinearities to 
the DAB, which may toughen its controller design and 
stability analysis. As a result, SPS and its improvements like 
the Quasi-SPS proposed in this paper may be better choices, 
if dynamics and simple analysis for predicting stability are 
of greater concerns [32-34].  
VII. EXPERIMENTAL RESULTS 
 
Fig. 12. Experimental platform.
 













Note: ‘0.005’,‘0.01’,‘0.02’,‘0.05’means the normalized voltage ripple of Cbs















































































Note: ‘0.005’,‘0.01’,‘0.02’,‘0.05’means the normalized voltage ripple of Cbs











































































TABLE III. PARAMETERS USED FOR EXPERIMENTS. 
Parameters Values 
  
Nominal power 1500 W 
Input side voltage 𝑉ℎ 200 V 
Turn ratio of the transformer 𝑛: 1 3.5:1 
Output side voltage 𝑉𝑙 
0.8~2.2 pu 
(1 pu = 𝑉ℎ 𝑛⁄ =57 V) 
Series inductor 𝐿𝑠 40 µH 
Switching frequency 𝑓𝑠 100 kHz 
DC blocking capacitor 𝐶𝑏𝑝 10 µF x 8 
DC blocking capacitor 𝐶𝑏𝑠 10 µF x 15 
Energy related output capacitors 
𝐶𝑜𝑠𝑠,𝑄1~𝐶𝑜𝑠𝑠,𝑄4 (IPW65R080CFD) 
158 pF 
Energy related output capacitors 
𝐶𝑜𝑠𝑠,𝑄5~𝐶𝑜𝑠𝑠,𝑄8 (IPP110N20N3 G) 
401 pF x 2 






Fig. 13. Voltage and current waveforms of DAB during charging when (a) 
Vl = 1 pu with full load and conventional SPS, (b) Vl = 1 pu with 1/6 load 
and conventional SPS, (c) Vl = 2 pu with full load and proposed modulation, 
and (d) Vl = 2 pu with 1/6 load and proposed modulation. 
A test platform has been established for verification, as 
shown in Fig. 12. Parameters used for the tests have also 
been provided in Table III. As a start, Fig. 13 shows that by 
using the proposed modulation at 𝑉𝑙 = 2 𝑝𝑢 during charging, 
the converter produces the same transformer current and 
voltage as those of the conventional SPS scheme at 𝑉𝑙  = 
1  𝑝𝑢 . Design challenges imposed on the transformer, in 
terms of adapting well over a wide 𝑉𝑙 range from 1 𝑝𝑢 to 
 
 
Fig. 14. Voltage and current waveforms obtained with (a) conventional SPS 
and (b) proposed modulation when Vl = 1.4 pu during charging. 
 
 
Fig. 15. ZVS performances obtained with (a) conventional SPS and (b) 
proposed modulation when Vl = 1.4 pu during charging. 
2 𝑝𝑢, can hence be reduced. Moreover, it can be seen that 
𝑣𝐶𝐷  has changed from an ac waveform with voltage levels 
±𝑉𝑙  to an ac+dc waveform with voltage levels 𝑉𝑙  and 0, 
when changed from SPS to the proposed modulation. As a 
result, voltage drop 𝑉𝐶𝑏𝑠  across the dc blocking capacitor 




Next, Fig. 14 shows different internal voltage and current 
waveforms of the converter during charging for the two 
modulation schemes. With the proposed modulation, 𝑣𝑠  is 
obviously halved. Gradient 𝑑𝑖/𝑑𝑡  in between 𝐼1  and 𝐼2  is 
thus increased, resulting in a larger 𝐼2. According to the soft-
switching conditions listed in Table I, a larger 𝐼2  in turn 
helps the input full bridge to achieve ZVS, as proven by 
waveforms shown in Fig. 15. As a result, efficiency of the 
DAB with the proposed modulation has increased from 
88.4 % to 94.8 %. Here, efficiency of the converter has been 
thoroughly measured with a Precision Power Analyzer 
PPA5530. The values read during charging have been 
tabulated in Table IV and plotted as curves in Fig. 16. 
Clearly, Fig. 16(a) confirms that with SPS, efficiency of the 
DAB peaks close to 𝑉𝑙 = 1 𝑝𝑢, before drastically dropping 




































































































































































0.8 0.881 0.923 0.946 0.962 0.962 0.957 0.950 0.942 0.933 
     
1.0 0.912 0.970 0.973 0.970 0.967 0.964 0.960 0.956 0.950 0.944 0.932 
   
1.2 0.744 0.826 0.875 0.912 0.940 0.956 0.956 0.955 0.952 0.949 0.945 0.941 0.933 
 




1.4 0.871 0.905 0.930 0.945 0.955 0.948 0.941 0.926 
      
1.6 0.892 0.922 0.946 0.963 0.963 0.958 0.952 0.944 0.931 
     
1.8 0.906 0.944 0.970 0.971 0.967 0.963 0.958 0.953 0.947 0.937 
    
2.0 0.907 0.972 0.972 0.970 0.967 0.965 0.961 0.957 0.951 0.947 0.935 
   
2.2 0.824 0.886 0.932 0.956 0.964 0.964 0.961 0.959 0.954 0.951 0.946 
   
Note: ’PWM 1’ is the conventional SPS, ’PWM 2’ is the proposed modulation 
 
           (a) 
    
Fig. 16. Efficiencies of DAB obtained with (a) conventional SPS and (b) 
hybrid modulation during charging. 
with SPS replaced by the proposed modulation when 𝑉𝑙 rises 
above 1.3  𝑝𝑢 , efficiency of the DAB reverses and peaks 
again as 𝑉𝑙  approaches 2 𝑝𝑢. Corresponding results for the 
discharging mode have also been given from Fig. 17 to Fig. 
20, and in Table V. Similar improvements, like a second 
peak efficiency close to 𝑉𝑙 = 2 𝑝𝑢 , have again been 
observed with the proposed scheme. Efficient bidirectional 
features of the DAB have hence been ensured by simply 
activating the proposed modulation. It should however be 
mentioned that for optimal overall performance, the 
converter should be designed to deliver maximum load close 
to 1 pu or 2 pu, at which efficiency peaks, rather than 
between them, where a minimum exists.  
At times, it may also be of interest to analyze internal heat 
distribution among components of the DAB. For that, 
calculated loss breakdown is shown in Fig. 21, in case of  𝑉𝑙 
changing from 1 pu to 2 pu. As seen, when 𝑉𝑙 changes from 
1 pu to 1.4 pu, SPS modulation causes iron losses of the 
transformer 𝑃𝑇_𝐹𝑒  and inductor 𝑃𝐿𝑠_𝐹𝑒  to increase, since 
magnetic flux density 𝐵𝑚 increases with voltage. Meanwhile, 
the output full bridge at a higher voltage changes from soft-
switching to hard-switching, since 𝐼2 changes from positive 
to negative. Its turn-on losses will hence increase 
significantly, as seen from Fig. 15 and Fig. 19. 






Fig. 17. Voltage and current waveforms of DAB during discharging when 
(a) Vl = 1 pu with full load and conventional SPS, (b) Vl = 1 pu with 1/6 
load and conventional SPS, (c) Vl = 2 pu with full load and proposed 
modulation, and (d) Vl = 2 pu with 1/6 load and proposed modulation. 
also increase due to a higher 𝐼1, as seen from Fig. 15(a) and 
Fig. 19(a). 
Instead, if SPS is replaced by the proposed modulation at 
𝑉𝑙 = 1.4 pu, 𝐼2 returns to positive, and the output full bridge 
changes from hard-switching to soft-switching again. Turn 
off losses of the input full bridge also decreases, as 𝐼1 
becomes smaller. As 𝑉𝑙 increases further to 2 pu, 𝐼2 becomes 
smaller, while 𝐼1 becomes larger. Their respective effects are 
lower turn-off losses for the output full bridge and higher 
turn-off losses for the input full bridge. Deeper reduction of 
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Fig. 18. Voltage and current waveforms obtained with (a) conventional SPS 
and (b) proposed modulation when Vl = 1.4 pu during discharging. 
 
 
Fig. 19. ZVS performances obtained with (a) conventional SPS and (b) 
proposed modulation when Vl = 1.4 pu during discharging. 
smaller circulating power read from Fig. 9, which will cause 
conduction losses of the full bridges and inductive 
components to be smaller. Magnetically, it should separately 
be emphasized that at 𝑉𝑙 = 1.4 pu , activation of the 
proposed modulation causes winding voltages to nearly 
halve. That causes iron losses of the transformer to drop 
prominently, but as 𝑉𝑙 approaches 2 pu, they increase with 
the winding voltages. This trend is however not followed by 
iron losses of the inductors, whose voltages and hence iron 
losses decrease, as 𝑉𝑙 increases toward 2 pu. 
Next, dynamic transitions between charging and 
discharging modes of the DAB with the proposed 
modulation are shown in Fig. 22. As expected, the mode 
changes are realized by regulating phase angle between 𝑣𝐴𝐵 
and 𝑣𝐶𝐷  from lagging to leading, and vice versa, as reflected 
by the two zoomed-in views at the top of Fig. 22. 
Transitions between SPS and the proposed modulation are 
also shown in Fig. 23, which according to the zoomed-in 
views at the top of the figure, have been realized gradually, 
rather than abruptly. To explain, it should be recapped that 
the proposed modulation requires phase leg formed by 𝑄7 
and 𝑄8 to have zero duty cycle, while SPS requires it to 
 
 
             (a) 
 
Fig. 20. Efficiencies of DAB obtained with (a) conventional SPS and (b) 
hybrid modulation during discharging. 
 
Fig. 21. Loss breakdown of DAB at 800 W with different 𝑉𝑙. 
have 50 % duty cycle. These two requirements, respectively, 
result in those two 𝑣𝐶𝐷  waveforms shown in the first and 
third zoomed-in views at the top of Fig. 23. A smoother 
transition between them will then require the duty cycle to 
change gradually between 0 and 50 %. As an example, an 
intermediate middle zoomed-in view has been inserted at the 
top of Fig. 23. That view shows a nonzero duty cycle 
smaller than 50 % for the phase leg formed by 𝑄7 and 𝑄8, 
which has in turn caused 𝑣𝐶𝐷  to be positive over half a 
period, but negative over an interval shorter than half a 
period. In the remaining time, 𝑣𝐶𝐷  is at zero. Voltage 𝑣𝐶𝐷  is 
thus asymmetrical, which will in turn cause current 𝑖𝑠  to 
become asymmetrical during the transitional time between 
modulation schemes. Nevertheless, the illustrated gradual 
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0.8 0.906 0.933 0.953 0.963 0.959 0.954 0.946 0.936 0.916 
     
1.0 0.876 0.924 0.965 0.970 0.966 0.963 0.960 0.956 0.950 0.942 0.931 
   
1.2 0.730 0.805 0.855 0.892 0.918 0.936 0.957 0.957 0.956 0.952 0.947 0.940 0.934 
 




1.4 0.881 0.911 0.934 0.949 0.950 0.942 0.931 0.903 
      
1.6 0.890 0.929 0.954 0.962 0.960 0.954 0.947 0.939 0.927 
     
1.8 0.926 0.965 0.971 0.969 0.966 0.962 0.956 0.950 0.943 0.932 
    
2.0 0.869 0.911 0.952 0.970 0.967 0.964 0.960 0.956 0.950 0.942 0.933 
   
2.2 0.801 0.847 0.897 0.927 0.954 0.964 0.962 0.958 0.955 0.950 0.942 
   
Note: ’PWM 1’ is the conventional SPS, ’PWM 2’ is the proposed modulation 
 
 
Fig. 22. Transitions between charging and discharging of DAB when 
controlled by proposed modulation. 
 
 
Fig. 23. Gradual transitions between conventional SPS and proposed 
modulation. 
VIII. CONCLUSIONS 
Conventional phase-shifted DAB converter can operate at 
a high efficiency, when its input and output dc voltages are 
close to 1 pu, after accounting for transformer turns ratio. 
Such high efficiency is however not attainable, as its output 
voltage rises close to 2 pu, at which soft switching becomes 
difficult to achieve and circulating power becomes high. A 
new modulation method has hence been proposed, whose 
main idea is to introduce a dc voltage drop across the dc 
blocking capacitor connected in series with the transformer. 
Results have shown that with the simple proposed 
modification, a DAB converter can retain soft switching and 
a reduced circulating power, even when its output voltage 
rises close to 2 pu. The ideal hybrid modulation is thus to 
use SPS when its output dc voltage is close to 1 pu and the 
proposed technique when its output dc voltage is close to 2 
pu. The resulting efficiency curve then has two peaks at 
output voltage equal to 1 pu and 2 pu. Consequently, the 
hybrid scheme is suitable for interfacing DAB with, for 
example, a battery, whose terminal voltage may vary widely 
depending on its state of charge.  
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